Introduction
Organic materials are mechanically flexible, light weight, and soluble, compared with inorganic materials. Organic electronics are expected to realize novel devices such as flexible display [1] , large-area sensors [2] , and printable circuits/matrix [3] . These devices are based on Organic Thin Film Transistors (OTFTs). One of the major technical challenges of OTFT is reduction of operation voltages. Pioneer methods were tried to decrease operation voltages. There are three prominent types of technologies to reduce the voltages. One is the use of high electric permittivity (high-k) materials [4] Another is making short channel between source and drain (S/D) electrodes that are formed as especial techniques (e.g. vertical structure [5] , self alignment [6] and so on.). The other is forming very thin gate dielectric layers [7] . Recently, our group used a few nanometer thick single molecule self-assembled monolayer (SAM) as gate dielectrics, whose thickness was about 2 nm for n-tetradecylphosphonic acid [8] . In our previous works, alkylphosphonic acid SAM has been optimized in its alkyl chain length on pentacene TFTs, and demonstrated that OTFT with n-tetradecylphosphonic acid SAM gate dielectric layer resulted in high mobility and high resistibility [9] . One of the most important key process for making good SAM dielectrics is the condition forming aluminum oxide layer which promote to form SAM by bonding of its rich hydroxyl group to phosphonic group of self assemblers, where we prepared AlO x layer by O 2 plasma ashing for Al layer with high vacuum reactive ionization etching system.
In this research, we have optimized parameters, especially, plasma ashing process in ionization power and its exposure time, and evaluated the effects of the process on TFT characteristics.
Experimental procedure and device fabrication
We prepared OTFTs and capacitor for the proposed of process optimization. As a procedure of the optimization, first, we manufactured capacitor structure with electrodes sandwiching combination dielectric layer of SAM and AlO x , and characterized leakage current through the dielectrics for evaluating the conditions of high insulation performance. And then, we fabricated transistor structure using organic semiconductors and characterized their electrical characteristics. A cress-section illustration of thin film transistor is shown in Fig.1(a) . In this research, we used polyimide film as substrates. As a gate electrode, a 25-nm-thick Al layer was evaporated on film surface through a shadow mask. 4-nm-thick aluminum oxide film was prepared by O 2 plasma ashing treatment for Al layer. For process optimization, plasma power was changed from 100 W to 300 W, and the plasma exposing time was also varied from 30 sec to 10 min. For forming a SAM film, a 2-propanol solution of n-tetradecyl-phosphonic acid shown in Fig.1(b) was prepared. Substrate after ashing was dipped into the solution for 16 hours, and got a SAM film of tetradecylphosphonic acid on its surface. And then we rinsed substrate in a pure 2-propanol and dried it in oven at 100 ºC. Semiconductor is Fig.1(c) ) [10] . Purified DNTT was evaporated onto AlO x and SAM dielectric layer to form a 30 nm-thick layer. Finally, a 50 nm-thick Au layer was deposited in vacuum as source and drain electrodes. The nominal length and width of the channel were 40 µm and 500 µm, respectively.
The structure of capacitances is also shown in Fig.1(d) . Nominal size of the electrode in capacitor structure is 700 ×100 µm. Ashing parameters was changed from (50 W, 30 sec.) to (200 W, 10 min.) with changing of power and time respectively.
Results
In SAM/AlO x capacitor, long exposure of O 2 plasma reduces leakage current. With plasma treatment in condition of 100 W for 15 sec, leakage current through dielectrics is more than 65 nA at 3 V. On the other hand, leakage current on capacitor with 1 min plasma exposure is less than 3 nA at 3 V. High power treatment also improve the insulating property. Although high power and long exposure treatment leads to high insulating properties of SAM dielectrics, those plasma processes cause lowering of withstanding voltage. Withstanding voltage of SAM with 200 W ashing for 3 min. is 5 V. While that of SAM with 200W ashing for 5 min. is 4.5 V. It seems to be concerned about disintegration of film substrate by O 2 plasma ashing. OTFTs manufactured using short plasma treatment had less hysteresis than for long treatment( Fig.2(a) ). Mobility of transistor is also high in short plasma treatment. With ashint of 200 W for 30 sec., highest mobility is 0.97 cm 2 /Vs ( Fig.2(b) ). 
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